

FIG. 1




FIG. 2A




FIG. 2B

BLOCK	DESCRIPTION
RcvMac	RECEIVE MEDIA ACCESS CONTROLLER
RcvPrs	RECEIVE PARSER.
SktDet	SOCKET DETECTOR.
RcvMgr	RECEIVE MANAGER.
SktEng	SOCKET ENGINE.

MEMORY	FORMAT	DESCRIPTION
HdrBuf RcvMac SktDscBuf MgrBuf TcbBuf	[Hdrld]{ PrsHd , PktHd } [Bufld]{ PrsHd , RcvPk } [Tcbld]{ SktDsc , DetEn } [Tcbld]{ EvtEn } [Tcbld]{ SkTpl , MdlVd , ApDsc , * }	HEADER BUFFER. RECEIVE PACKET BUFFER. SOCKET DESCRIPTOR BUFFER. RECEIVE MANAGEMENT CONTROL. TCB BUFFER (ASTERISK INDICATES ADDITIONAL VALUES - SEE FIG. 20)
HstMem	[MsgAd]{ MsgHd , MsgDt } [CmdAd]{ CmdHd , CmdDt } [TcbAd]{ SktDsc , SkTpl , SktHdr } [ApDsc]{ Data }	HOST MEMORY.
RcvBufQ RcvMacQ PrsEvtQ DetCmdQ	{Bufld } {RcvPk , RcvSt } {PkEnd , SkHsh , SktDsc } {EnbCd , Tcbld }	QUEUE OF FREE DRAM RECEIVE BUFFERS. RECEIVE PACKET BUFFERING QUEUE. PARSE EVENT QUEUE. SOCKET DETECTOR COMMAND QUEUE.
DetEvtQ	{DblCd , Tcbld } {EnbCd , Tcbld } {DblCd , Tcbld } {SlwCd , HdrCd , PkEnd } {FstCd , HdrCd , PkEnd , Tcbld }	SOCKET DETECTOR EVENT QUEUE.
MgrCmdQ	{ArmCd , Tcbld } {ClrCd , Tcbld } {PshCd , Tcbld } {ReqCd , Tcbld }	RECEIVE MANAGER COMMAND QUEUE.
SktRcvQ SlwEvtQ	{HdrCd , PkEnd , HdrCd , PkEnd } {EnbCd , TcbId } {DbICd , TcbId } {SlwCd , HdrCd , PkEnd }	RECEIVE DESCRIPTOR QUEUES (0NE PER TCB). SLOW RECEIVE QUEUE.
FstEvtQ	{ClrCd , Tcbld }	FAST RECEIVE QUEUE.
HdrEvtQ HstEvtQ MsgBufQ	{FstCd , Tcbld , Hdrld } {Tcbld } {CmdAd , Tcbld } {MsgAd }	NOTIFY SKT ENG OF HEADER IN HDR BUFFER. SOCKET ENGINE COMMAND QUEUE. QUEUE OF FREE HOST MESSAGE BUFFERS.

FIG. 4

MNEMONIC	DESCRIPTION
EngCx	SOCKET ENGINE CONTEXT.
HdSel	CONTEXT HEADER BUFFER SELECT.
Tcbld	TCB BUFFER IDENTIFIER.
Bufld	RECEIVE BUFFER IDENTIFIER.
Hdrld	HEADER BUFFER IDENTIFIER.
CmdAd	HOST COMMAND ADDRESS.
MsgAd	HOST MESSAGE ADDRESS.
TcbAd	ADDRESS OF TCB BUFFER ON THE HOST.
ApDsc	APPLICATION BUFFER ADDRESS (STORED IN TCB BUF).
MsgHd	MESSAGE HEADER (MESSAGES ARE SENT FROM NID TO HOST)(INCLUDES A TOBID).
CmdHd	COMMAND HEADER (COMMANDS ARE SENT FROM HOST TO NID).
MsgDt	MESSAGE DATA.
CmdDt	COMMAND DATA.
SkHdr	PRÖTOTYPE TRANSMIT HEADER.
LnkHd	LINK HEADER.
SnpHd	802.3 SNAP HEADER.
VldHd	VLAN HEADER.
NetHd	NETWORK HEADER
TptHd	TRANSPORT HEADER.
PayLd	PACKET PAYLOAD.
PkťHd	PACKET HEADER.
RcvSt	RECEIVE MAC PACKET STATUS (GENERATED BY RECEIVE MAC).
Netlx	NETWORK HEADER START INDEX.
Tptlx	TRANSPORT HEADER START INDEX.
Ddplx	DDP HEADER START INDEX.
PkLen	PACKET LENGTH.
PkEnd	RECEIVE BUFFER ENDING ADDRESS.
SkHsh	SOCKET HASH {TCB[N-1:03]}
PrsSt	PACKET PARSE STATUS.
DetEn	SOCKET DETECTION ENABLE BIT.
Mdl∨d	MEMORY DESCRIPTOR VALID (STORED IN TCB BUF).
HdrCd	HEADER LENGTH CODE.
SrcPt	TRANSPORT SOURCE PORT.
DstPt	TRASNPORT DESTINATION PORT.
SrcAd	NETWORK SOURCE ADDRESS.
DstAd	NETWORK DESTINATION ADDRESS.
EnbCd	RECEIVE ENABLE CODE (2-BITS).
DblCd	RECEIVE DISABLE CODE.
ArmCd	RECEIVE ARM CODE (SENT FROM SKT ENG TO RCV MGR).
ClrCd	RECEIVE DISARM CODE.
PshCd	RECEIVE PACKET RETURN CODE.
SlwCd	RECEIVE SLOW PATH CODE.
FstCd	RECEIVE FAST PATH CODE.
ReqCd	REQUEST CODE (TO TELL RCVMGR TO PUT HEADERS INTO HEADER BUFFER).
EvtÉn	RECEIVE EVENT ENABLE BIT (STORED IN MGR BUF).
SkTpl	SOCKET TUPLE.
RcvPk	RECEIVE PACKET.
PrsHd	PARSE HEADER (GENERATED BY RECEIVE PARSER).
SktDsc	SOCKET DESCRIPTOR.
EvtCd	EVENT CODE (FOR FstEvtQ IT CAN EITHER BE FstCd OR ClrCd).
	(FOR SIWEVIQ IT CAN EnbCd, DblCd, or SIWCd).

MNEMONIC	FORMAT	
SkTpl	{ XmtAckNum, XmtSeqNum, XmtSeqLmt, XmtCcwSz, MaxSegSz, MaxXmtWin, RcvSeqLmt, ExpRcvSeq, ExpHdrLen, TcbAd }	•
Hdrld	{ EngCx, HdSel	ł
TplUpd	{ PktAckNum, NxtSeqMax, NxtCcwSz, NxtExpSeq	ŀ
RcvPk	{ PktHd, PayLd	ŀ
PktHd	LnkHd, SnpHd, VlnHd, NetHd, TptHd	ł
PrsHd	{ PktBufld, HdrCd, PktPaySz, Netlx, Tptlx, Ddplx, PkEnd, PrsSt *	ŀ
SktDsc	{ HdrCd, SrcPt, DstPt, SrcAd, DstAd, DetEn	}
PkEnd	{ Bufld, PkLen	ŀ
NetHd	{ PktSrcAdr, PktDstAdr, *	ŀ
TptHd	{ PktRcvSeq, PktXmtAck, PktXmtWin, PktSrcPrt, PktDstPrt, *	ŀ

^{* =} INCLUDES OTHER VARIABLES NOT LISTED

FIG. 6

(700) (701) (702) (703)		RcvPk RcvMacQ RcvMacQ	{ RcvPk { RcvSt		•	}	// FORWARD RECEIVE PACKET. // APPEND STATUS.
(704) (705) (706) (707) (708)	write	RcvBufQ RcvMacQ RcvBuf [Bufld] PrsEvtQ	•	, RcvPk	, SktDsc	<pre>} } } </pre>	// GET A RECEIVE BUFFER. // PARSE A PACKET. // SAVE PACKET AND PARSE INFO. // SEND EVENT DESCRIPTOR.
(709) (710) (711) (712)	SktDet read test write	PrsEvtQ SktDscBuf [SkHsh] DetEvtQ	{ SktDsc	,	SktDsc	},Skt	// GET EVENT DESCRIPTOR. Dsc // SEE IF FAST PATH. // SEND SLOW DESCRIPTOR.
(713) (714) (715)	RcvMgr read write	DetEvtQ SlwEvtQ	{ SlwCd { SlwCd		, PkEnd , PkEnd		// GET SLOW DESCRIPTOR. // PASS TO SktEng.
(716) (717) (718) (719) (720) (721)	SktEng read read copy write write	SlwEvtQ MsgBufQ RcvBuf [Bufld]	{ SlwCd { MsgAd { PrsHd { MsgHd { Bufld	, HdrCd , RcvPk		} } }, Hst }	// GET SLOW DESCRIPTOR. // GET HOST BUFFER. Mem[MsgAd] // COPY PACKET. // NOTIFY HOST. // RECYCLE RECEIVE BUFFER.

SLOW PATH RECEIVE SEQUENCE FIG. 7

```
FIRST PHASE (SLOW-PATH PURGE)
(800) Host
(801) write
           HstMem [CmdAd] { CmdHd , TcbAd }
                                                        // WRITE RECEIVE COMMAND.
(802) write
                            { CmdAd , Tcbld }
                                                        // SEND COMMAND NOTICE.
           HstEvtQ
(803) SktEng
                                                        // GET NOTICE COMMAND.
(804) read
           HstEvtQ
                            { CmdAd , Tcbld }
           HstMem [CmdAd] { CmdHd , TcbAd }
                                                        // LOAD EnbSk COMMAND.
(805) read
           HstMem [TcbAd] { SktDsc
                                     }, SktDscBuf [Tcbld] // LOAD SOCKET DESCRIPTOR.
(806) copy
                                                        // SEND DETECT ENABLE COMMAND.
(807) write
           DetCmdQ
                            { EnbCd , Tcbld }
(808) SktDet
(809) read
           DetCmdQ
                            { EnbCd , Tcbld }
                                                        // GET DETECT ENABLE COMMAND.
           SktDscBuf [Tcbld] { DetEn
                                                        // ENABLE SOCKET DETECTION.
(810) set
(811) write
                            { EnbCd , Tcbld
                                                        // SEND PURGE MARKER.
           DetEvtQ
(812) RcvMgr
                            { EnbCd , Tcbld
                                                        // GET PURGE MARKER.
(813) read
           DetEvtQ
                            { EnbCd , Tcbld }
                                                        // SEND TO SOCKET ENGINE.
(814) write
           SlwEvtQ
(815) SktEng
                                                        // GET PURGE MARKER.
(816) read
           SIwEvtQ
                            { EnbCd , Tcbld }
                                                        // GET A HOST MESSAGE BUFFER.
(817) read
           MsgBufQ
                            { MsgAd
                                                        // NOTIFY HOST OF COMMAND DONE.
(818) write
           HstMem [MsgAd] { MsgHd
                                                          (THE MsgHd INDICATES AN ENABLE
                                                          MARK MESSAGE EnbMrkMsg.)
     SECOND PHASE (LOAD SOCKET STATE)
(819) Host
(820) read
                                                // GET MESSAGE THAT PRIOR COMMAND IS DONE.
           HstMem [MsgAd] { MsgHd
                                                // WRITE SOCKET STATE.
(821) write
           HstMem [TcbAd] { SkTpl
           HstMem [CmdAd] { CmdHd , TcbAd }
                                                // WRITE RECEIVE COMMAND.
(822) write
(823) write
                            { CmdAd , Tcbld }
                                                // SEND COMMAND NOTICE.
           HstEvtQ
(824) SktEng
(825) read
           HstEvtQ
                            { CmdAd , Tcbld }
                                                // GET NOTICE COMMAND.
           HstMem [CmdAd] { CmdHd , TcbAd }
(826) read
                                               // LOAD HOST COMMAND.
(827) copy
           HstMem [TcbAd] { SkTpl
                                            } ,TcbBuf [Tcbld]
                                                           // MOVE SOCKET STATE TO NID.
(828) write
           MgrCmdQ
                            { ArmCd _, Tobid _} // SEND ARM COMMAND TO RCV MGR.
(829) RcvMgr
(830) read
           MgrCmdQ
                            { ArmCd , Tcbld
                                                // GET ARM COMMAND.
(831) if
           (SktRcvQRdy[Tcbld])
(832)
      write FstEvtQ [TcbAd] { FstCd , TcbId
                                           }
                                                // PUT FAST-PATH EVENT TO SKT ENG.
(833) else
                                                // SET EVENT ENABLE BIT SO NEXT
(834)
      set
           MgrBuf [Tcbld] { EvtEn
                                            }
                                                  TIME A FAST-PATH DESCRIPTOR
                                                  APPREARS ON SKT RCV QUEUE, IT
                                                  WILL BE PASSED TO SOCKET
                                                  ENGINE AS A FAST-PATH EVENT.
```

CONNECTION HANDOUT SEQUENCE

```
(900) RcvMac
(901) parse RcvPk
(902) write
             RcvMacQ
                               { RcvPk
                                                               // FORWARD RECEIVE PACKET.
(903) write
             RcvMacQ
                               { RcvSt
                                                                // APPEND STATUS.
(904) RcvPrs
(905) read
             RcvBufQ
                               { Bufld
                                                               // GET A RECEIVE BUFFER.
(906) parse RcvMacQ
                               { RcvPk , RcvSt
                                                                // PARSE A PACKET.
                               { PrsHd , RcvPk , SktDs } { PkEnd , SkHsh , c }
             RcvBuf [Bufld]
(907) write
                                                               // SAVE PACKET AND PARSE INFO.
(908) write
             PrsEvtQ
                                                                // SEND EVENT DESCRIPTOR.
(909) SktDet
                               { SkEnd , SkHsh , SktDs } { , .... , SktDs } { FstCd , HdrCd , PkEnd }
                                                      } SktDs
(910) read
             PrsEvtQ
                                                                // GET EVENT DESCRIPTOR.
             SktDscBuf [SkHsh] {
(911) test
                                                                // SEE IF FAST-PATH FRAME.
(912) write
             DetEvtQ
                                                                // SEND FAST DESCRIPTOR.
(913) write
             DetEvtQ
                               {Tcbld,
(914) RcvMgr
(915) read
            DetEvtQ
                              { FstCd , HdrCd , PkEnd }
                                                               // GET FAST DESCRIPTOR.
(916) read
             DetEvtQ
                               { Tcbld
             SktRcvQ [Tcbld] { SlwCd , HdrCd , PkEnd }
(917) write
                                                                // SAVE TO SOCKET QUEUE.
             (MgrBuf[Tcbld]{EvtEn}) begin
(918) if
(919) write
             FstEvtQ
                               { FstCd , Tcbld
                                                               // SEND FAST EVENT NOTICE.
             MgrBuf [Tcbld] { EvtEn
(920) clr
                                                                // CLR EVENT ENABLE.
(921) end
(922) SktEng
(923) read
             FstEvtQ
                               { FstCd , Tcbld
                                                               // GET FAST EVENT NOTICE.
                               { ReqCd , Hdrld , Tcbld }
(924) write
             MgrCmdQ
                                                               // REQUEST HEADER DELIVERY.
(925) RcvMgr
(926) read
             MgrCmdQ { ReqCd , Hdrld , Tcbld } // GET HEADER REQUEST SktRcvQ [Tcbld] { SlwCd , HdrCd , PkEnd } // GET RCV DESCRIPTOR
                                                               // GET HEADER REQUEST.
(927) read
                                                      }, HdrBuf [Hdrld] // GET FAST HEADERS.
(928) copy
             RcvBuf
                       [Bufld] { PrsHd , PktHd
(929) write
             HdrEvtQ
                               { Tcbld
                                                               // SEND HEADER EVENT.
(930) SktEng
(931) read
            HdrEvtQ
                               { Tcbld
                                                                // GET HEADER EVENT.
(932) Check packet ack win and seq;
(933) test
             HdrBuf [Hdrld] against TcbBuf[Tcbld]
                                                                // CHECK ACK, WINDOW AND SEQ.
(934) if (TcbBuf [TcbId]{MdIVd}) begin
                                                             // IF VALID MEM DESCRIPTOR.
               HdrBuf
(935)
        read
                         [Hdrld] { Bufld
                                                                // GET SOURCE POINTER.
(936)
        read
               TcbBuf
                         [Tcbld] { ApDsc
                                                                // GET DESTINATION POINTER.
                                                , HstMem[ApDsc] // MOVE FAST DATA.
(937)
        copy
               RcvBuf
                                 { PayLd
                         [Bufld]
               MsgBufQ
(938)
                                  { MsgAd
                                                                // GET A HOST BUFFER.
        read
(939)
               HstMem [MsgAD] { MsgHd
                                                                // SEND RESPONSE MESSAGE.
        write
(940)
        write
               RcvBufQ
                                 { Bufld
                                                                // RECYCLE MDL VALID BIT.
(941)
               TcbBuf
                         [Tcbld] { MdlVd
                                                                // CLEAR MDL VALID BIT.
        clear
(942)
        end
```

FAST-PATH RECEIVE SEQUENCE FIG. 9A

(943) (944) (945) (946) (947)	else begin read MsgBufQ copy RcvBuf [Buflowrite HstMem [Msgwrite RcvBufQ	{ MsgAd } // d] { PayLd } // Ad] { MsgHd } , HstMem[MsgAd] //	MORY DESCRIPTOR, SEND INITIAL DATA. GET A HOST BUFFER. COPY FAST DATA. REQUEST MEMORY DESCRIPTOR. RECYCLE RECEIVE BUFFER.
(948) (949) (950) (951)	read HstMem [MsgAd] write HstMem [CmdAd]	{ CmdHd ,ApDsc } //	GET RECEIVE REQUEST. WRITE RECEIVE COMMAND. SEND COMMAND NOTICE.
(952) (953) (954) (955) (956)	read HstEvtQ copy HstMem [CmdAd] set TcbBuf [TcbId]	{CmdHd , ApDsc } ,TcbBuf [Tcbld] // { MdlVd , } //	GET COMMAND NOTICE. LOAD RECEIVE COMMAND. SET VALID BIT. LOAD RECEIVE COMMAND.
(958)	RcvMgr read MgrCmdQ if (SktRcvQRdy [Tcbld]) write FstEvtQ end	•	GET ARM COMMAND. SEND NOTICE TO SKT ENG.

FAST-PATH RECEIVE SEQUENCE (CONTINUED) FIG. 9B

KEY TO FIG. 9

FIG. 9A

FIG. 9B

```
(1000) Idle: if (SlwEvtQRdy) begin
                                                             // SERVICE SLOW EVENT QUEUE.
                if (SlwEvtQ \{EvtCd\} = = 0) begin
                 EState <= SlwRcvEvt;
(1001)
                                                            // SLOW RECEIVE EVENT.
(1002)
                                                            // GO TO EVENT SERVICE.
(1003)
                 ETcbld <= SlwEvtQ{Tcbld};
                                                        // SAVE TCB NUMBER.
                 ECmdAd <= x;
(1004)
                                                            H
                 EHdrCd <= SlwEvtQ{HdrCd};
EHdrAd <= x;
                                                            // SAVE HEADER DMA LENGTH.
(1005)
              EHdrAd <= x; //
EBufld <= SlwEvtQ{Bufld}; // SAVE RECEIVE BUFFER NUMBER.
EPkLen, <= SlwEvtQ{PkLen}; // SAVE RECEIVE BUFFER LENGTH.
(1006)
(1007)
(1008)
(1009)
             else if (SlwEvtQ {EvtCd} = = 1) begin // SLOVV MARK EVENT.

EState <= EnbMrkEvt; // GO TO EVENT SERV!

ETcbld <= SlwEvtQ{Tcbld}; // SAVE TCB NUMBER.
                else if (SlwEvtQ {EvtCd} = = 1) begin // SLOW MARK EVENT.
(1010)
(1011)
                                                            // GO TO EVENT SERVICE.
(1012)
(1013)
                 EcmdAd \leq x;
                                                            /\!/
                EHdrCd <= x;
EHdrAd <= x;
EBufld <= x;
                                                            //
(1014)
(1015)
                                                            //
(1016)
                                                            //
                 EPkLen <= x;
(1017)
                                                             //
(1018)
                end
(1019)
                else begin
                                                            // DISABLE MARK EVENT.
               EState <= DblMrkEvt; // GO TO EVENT SERV
ETcbld <= SlwEvtQ{Tcbld}; // SAVE TCB NUMBER.
(1020)
                                                            // GO TO EVENT SERVICE.
(1021)
              EcmdAd <= x; //
EHdrCd <= SlwEvtQ{HdrCd}; // SAVE TCB NOMBER.

EHdrAd <= x; //
EHdrAd <= x; //
EHdrAd <= x; //
EHdrAd <= x; //
(1022)
(1023)
(1024)
               EBufld <= SlwEvtQ{Bufld};
EPkLen <= SlwEvtQ{PkLen};
                                                         // SAVE RECEIVE BUFFER NUMBER.
(1025)
(1026)
                                                           // SAVE RECEIVE BUFFER LENGTH.
(1027)
                end
(1028)
               end
              else if (FstEvtQRdy) begin // SERVICE FAST EVENT QUEUE.
(1029)
(1030)
                 if (FstEvtQ {EvtCd} = = 0) begin // FAST RECEIVE EVENT (EvtCd is the FstCd).
                 EState <= FstRcvEvt; // GO TO EVENT SERVICE.

ETcbld <= FstEvtQ{Tcbld}; // SAVE TCB NUMBER.

EcmdAd <= x: //
(1031)
(1032)
                  EcmdAd \leq x;
                                                     /\!/
(1033)
                  EHdrCd <= x;
EHdrAd <= FstEvtQ{Hdrld};
(1034)
                                                     H
(1035)
                                                     // SAVE HEADER BUFFER POINTER.
(1036)
                 EBufld \leq x;
                  EPkLen <= x:
                                                     //
(1037)
                (1038)
                 end
(1039)
(1040)
(1041)
(1042)
                  EHdrCd \leq x;
(1043)
                                                     H
                 EHdrAd <= FstEvtQ{HdrId}; // SAVE HEADER BUFFER POINTER.

FRufId <= x' // //
(1044)
(1045)
                  EPkLen <= x:
                                                     //
(1046)
(1047)
                 end
(1048)
              end
```

SOCKET ENGINE STATES FIG. 10A

```
(1049) else if (HstEvtQRdy) begin
                                                              // SERVICE HOST EVENT QUEUE.
(1050)
            EState <= SktCmdEvt;
                                                              // GO TO EVENT SERVICE.
            ETcbld <= HstEvtQ{Tcbld};
(1051)
                                                             // SAVE TCB NUMBER.
(1052)
            EcmdAd <= HstEvtQ{CmdAd};</pre>
                                                             // SAVE COMMAND BLOCK ADDRESS.
(1053)
            EHdrCd <= x;
(1054)
            EHdrAd \leq x;
                                                              H
(1055)
            EBufld \leq x;
                                                              //
(1056)
            EPkLen \leq x;
                                                              //
(1057)
           end
           e if (HdrEvtQRdy) begin // SERVICE HEADER EVENT QUEUE.

EState <= HdrDmaEvt; // GO TO EVENT SERVICE.

ETcbld <= HdrEvtQ{Tcbld}; // SAVE TCB NUMBER IN ETcbld (MAKES)
(1058) else if (HdrEvtQRdy) begin
                                               // SERVICE HEADER EVENT QUEUE.
(1059)
(1060)
(1061)
            EcmdAd <= x;
                                                  ALL THE BITS OF THE TCB SIMULTANEOUSLY
(1062)
            EHdrCd \leq x;
                                                  AVAILABLE TO THE SKT ENG.)
(1063)
            EHdrAd <= HdrEvtQ{HdrId};
                                               // SAVE HEADER BUFFER POINTER IN EHdrAd
(1064)
            EBufld \leq x;
                                                  (MAKES ALL THE BITS OF THE HEADER BUFFER
            EPkLen <= x;
                                                  SIMULTANEOUSLY AVAILABLE TO THE SKT ENG.)
(1065)
(1066)
           end
                                                              // NO EVENT TO SERVICE.
(1067)
          else begin
          EState <= Idle;
(1068)
                                                              // KEEP CHECKING FOR WORK.
(1069)
            ETcbld <= HdrEvtQ{Tcbld};
(1070)
            EcmdAd \leq x;
                                                              //
(1071)
            EHdrCd <= x;
                                                              /\!/
(1072)
            EHdrAd \leq x;
                                                              //
(1073)
            EBufld \leq x;
                                                              //
(1074)
            EPkLen <= x;
(1075)
           end
(1076) // Slow Path Receive Event.
(1077) SlwRcvEvt: begin
                                                              // DMA SLOW-PATH PACKET TO HOST.
           EState <= SlwRcv0; // SET NEXT STATE.

EMsgAd <= MsgBufQ{MsgAd}; // GET HOST BUFFER.

DrmAd <= EBufld<<11; // DRAM SOURCE ADDRESS.

HstAd <= MsgBufQ{MsgAd} + MsgHdLen; // HOST DESTINATION ADDRESS.

HstSz <= EPkLen; // DMA LENGTH.
(1078)
(1079)
(1080)
(1081)
                                                // DMA LENGTH.
// MOVE RCV BUFFER TO HOST DMA.
(1082)
            HstDmaCmd <= R2hCd;
(1083)
(1084)
(1085) SlwRcv0: begin
                                                             // SEND HOST NOTIFICATION MESSAGE.
(1086)
            EState <= Idle;
                                                            // GO FIND WORK.
           E2hBuf <= SlwRcvMsg;
HstAd <= EMsgAd;
HstSz <= MsgHdLen;
                                                         // GO FIND WORK.

// SET UP SLOW RECEIVE MESSAGE.

// HOST DESTINATION ADDRESS.

// DMA LENGTH.

// MOVE MESSAGE TO HOST.
(1087)
(1088)
(1089)
            HstDmaCmd <= E2hCd;
(1090)
            RcvBufQ <= EBufld;
(1091)
                                                             // RECYCLE RECEIVE BUFFER.
(1092)
```

SOCKET ENGINE STATES (CONTINUED) FIG. 10B

```
(1093) // Slow-Path Purge Event (Socket Detection Enabled).
                                              // NOTIFY HOST FIRST PHASE OF HANDOUT IS DONE.
(1094)
         EnbMrkEvt: begin
(1095)
            EState
                        <= |dle:
                                              // GO FIND WORK.
(1096)
            EMsgAd
                        <= MsgBufQ{MsgAd}; // GET HOST MESSAGE BUFFER ADDRESS.</pre>
(1097)
            E2hBuf
                        <= EnbMrkMsg; // PREPARE AN ENABLE-MARK MESSAGE.</p>
(1098)
            HstAd
                        <= MsgBufQ{MsgAd}; // SET HOST DESTINATION ADDRESS.</pre>
            HstSz
                        <= MsgHdLen; // SET DMA LENGTH.
<= E2hCd; // MOVE MESSAGE TO HOST MESSAGE BUFFER.
(1099)
(1100)
            HstDmaCmd <= E2hCd;
           end
(1101)
(1102) // Descriptor Buffer Release Event (Socket Detection Disabled).
(1103)
         DblMrkEvt: begin
                                                   // DISABLE MARK EVENT.
            EState <= DblMrk0;
(1104)
                                                   // GO TO DISABLE SERVICE.
                                                   // GET HOST BUFFER.
(1105)
            EMsgAd
                        <= MsgBufQ{MsgAd};
(1106)
           end
                                                   // NOTIFY HOST.
(1107)
        DblMrk0: begin
                        <= Idie;
(1108)
            EState
                                                   // GO FIND WORK.
                                               // DISABLE-MARK MESSAGE.
(1109)
            E2hBuf
                        <= DblMrkMsg;
                        <= EMsgAd;
                                                  // HOST DESTINATION ADDRESS.
(1110)
            HstAd
            HstSz <= MsgHdLen;
                                                  // DMA LENGTH.
(11111)
(1112)
            HstDmaCmd <= E2hCd
                                                   // DO NID TO HOST DMA.
(1113)
           end
(1114) // Fast-Path Receive Event.
(1115)
         FstRcvEvt: begin
                                                   // GET FAST PACKET HEADER.
(1116)
            EState
                                                   // GO FIND WORK.
                        <= Idle;
(1117)
            MgrCmdQ
                        <= {ReqCd, Pktld, ETcbld}
                                                   // REQUEST HEADER DELIVERY.
(1118)
(1119) // Fast-Receive Purge Event (Fast Event Disabled).
(1120)
        ClrMrkEvt: begin
(1121)
            EState
                        <= ClrMrk0;
                                                // GO TO NEXT STATE.
(1122)
            EMsgAd
                        <= MsgBufQ{MsgAd};
                                                // GET MESSAGE BUFFER ON HOST.
            HstTcbld <= ETcbld; // SOURCE IS TCB BUFFER
HstAd <= TcbBuf{TcbAd}; // DESTINATION ON HOST.
HstSz <= SkTplLen; // DMA LENGTH.
HstDmaCmd <= T2hCd; // MOVE TCB FROM NID TC
DetCmdQ <= {DblCd, ETcbld}; // SEND DISABLE COMMAN
(1123)
                                                // SOURCE IS TCB BUFFER.
(1124)
(1125)
                                               // MOVE TCB FROM NID TO HOST.
(1126)
                                                // SEND DISABLE COMMAND TO SKT DET.
(1127)
(1128)
           end
(1129)
        ClrMrk0: begin
                                                // NOTIFY HOST THAT STATE HAS BEEN EXPORTED.
            EState
(1130)
                        <= Idle;
                                                // GO FIND WORK.
                        <= ExportMsg;
            E2hBuf
                                               // STATE EXPORT MESSAGE INTO E2HBUF.
(1131)
            HstAd
                        <= EMsgAd;
                                               // DESTINATION ADDRESS ON HOST.
(1132)
                        <= MsgHdLen;
(1133)
            HstSz
                                               // DMA LENGTH.
            HstDmaCmd <= E2hCd;
                                                // MOVE MESSAGE FROM NID TO HOST.
(1134)
(1135)
(1136) // Host Command Entry Event.
(1137)
        SktCmdEvt: begin
                                                // GET COMMAND FROM HOST.
(1138)
            EState
                        <= SktCmd0;
                                                // SET NEXT STATE.
                        <= ECmdAd;
(1139)
            HstAd
                                                // SET HOST SOURCE ADDRESS.
                        <= CmdHdLen;
(1140)
            HstSz
                                                // SET DMA LENGTH.
(1141)
            HstDma Cmd<= H2eCd;
                                                // MOVE COMMAND FROM HOST TO NID.
(1142)
           end
```

SOCKET ENGINE STATES (CONTINUED) FIG. 10C

```
(1143) SktCmd0: if (H2eBuf \{CmdCd\} = 0) begin
                                                      // IF ENABLE COMMAND.
(1144)
           EState <= SktEnbCmd;
                                                      // GO TO ENABLE ROUTINE.
(1145)
          end
          else if (H2eBuf {CmdCd} = = 1) begin // IF ARM COMMAND.
EState <= SktArmCmd; // GO TO ARM ROUTI
(1146)
(1147)
                                                      // GO TO ARM ROUTINE.
(1148)
          end
(1149)
          else begin
                                                      // MUST BE RCV COMMAND.
(1150)
                      <= SktRcvCmd;
           EState
                                                      // GO TO ARM ROUTINE.
(1151)
          end
(1152) // Socket Enable Command Service.
(1153)
         SktEnbCmd: begin
                                                        // GET SOCKET DESCRIPTOR.
             EnoCmd: begin
EState       <=  SktEnb0;
(1154)
                                                        // GO TO NEXT STATE.
             DscBufAd <= ETcbld * SktDscLen; // ADDR FOR SktDsc BUFFER.
(1155)
             HstAd <= H2eBuf {TcbAd} + SktDsclx; // HOST SktDsc ADDRESS.
HstSz <= SktDscLen; // DMA LENGTH.
HstDmaCmd <= H2dCd; // MOVE SkDsc FROM HOST
(1156)
(1157)
(1158)
                                                        // MOVE SkDsc FROM HOST TO NID.
(1159)
            end
(1160)
         SktEnb0: begin
                                                      // ENABLE SOCKET DETECTION.
(1161)
             EState <= Idle;
                                                       // GO FIND WORK.
             DetCmdQ <= {EnbCd, ETcbld};</pre>
(1162)
                                                        // SEND ENABLE COMMAND.
(1163)
(1164) // Socket Arm Command Service.
(1165)
         SktArmCmd: begin
                                                        // GET SOCKET STATE.
             ArmCmd: begin // GET SOCKET STATE.

EState <= SktArm0; // GO TO NEXT STATE.

TcbBufAd <= ETcbId * TcbBufLen; // ADDR FOR SktDsc BUFFER.
(1166)
(1167)
             HstAd <= H2eBuf {TcbAd} + SkTpllx;// HOST SktTpl ADDRESS.
HstSz <= SkTplLen; // DMA LENGTH.
HstDmaCmd <= H2tCd; // MOVE SkTpl FROM HOST
(1168)
(1169)
(1170)
                                                       // MOVE SkTpl FROM HOST TO NID.
(1171)
            end
         SktArm0: begin
                                                       // ENABLE SOCKET RECEIVE.
(1172)
             MgrCmdQ <= ArmCd, ETcbld}; // GO FIND WORK.
(1173)
                                                        // SEND ARM RECEIVE COMMAND.
(1174)
(1175)
            end
(1176) // Socket Receive Command Service.
(1177)
         SktRcvCmd: begin
                                                        // GET APPLICATION BUFFER DSC.
                                                       // GO TO NEXT STATE.
(1178)
             EState <= SktRcv0;
(1179)
             TcbBufAd <= (ETcbId * TcbBufLen) + ApDscIx; // ADDR FOR APP DSC BUFFER.
             HstAd <= ECmdAd + ApDsclx; // HOST ApDsc ADDRESS.
HstSz <= ApDscLen; // DMA LENGTH.
HstDmaCmd <= H2tCd; // MOVE ApDsc FROM HOST TO NID.
(1180)
(1181)
(1182)
(1183)
            end
(1184)
         SktRcv0: begin
                                                           // ENABLE SOCKET RECEIVE.
(1185)

    EState

                                                           // GO FIND WORK.
                           <= Idle;
             TcbBuf{RSqMx} <= TcbBuf{RSqMx}+H2eBuf{SqInc}; // INCREMENT RECEIVE WINDOW.
(1186) \cdot
             MgrCmdQ <= {ArmCd, ETcbld}; // SEND ARM RECEIVE COMMAND.
(1187)
             MdIVd[ETcbld] <= 1;
(1188)
                                                           // ADDR FOR MDL VALID BIT.
(1189)
            end
```

SOCKET ENGINE STATES (CONTINUED) FIG. 10D

```
(1190) // Header Event Service.
(1191)
        HdrDmaEvt: begin
(1192)
                   EState
                               <= HdrEvt0;
                                                          // GO TO NEXT STATE.
                               <= MsgBufQ {MsgAd};
(1193)
                   EMsgAd
                                                         // GET HOST BUFFER.
                  EFlush
EBufld
EPkLen
                               // FLUSH DETECT - PARALLEL OPERATION
(1194)
(1195)
(1196)
(1197)
                 end
        HdrEvt0: if (EFlush) begin
                                                          // IF SOCKET RECEIVE ERROR.
(1198)
(1199)
                   EState <= Idle:
                                                          // GO FIND WORK.
                   MgrCmdQ <= {PshCd, ETcbld};
(1200)
                                                          // RETURN PACKET AND FLUSH.
(1201)
                 end
(1202)
                 else if (MdIVd[ETcbld]) begin
                                                          // IF APP BUFFER DSCR IS VALID.
(1203)
                   EState
                              <= FastRcv;
                                                         // GO TO NEXT STATE.
(1204)
                   DrmAd
                               <= (EBufld<<11)+PkHdrLen; // DRAM SOURCE ADDRESS.
                               <= TcbBuf{ApDsc}; // HOST DESTINATION ADDRESS.
<= EPkLen - HdrLen; // DMA LENGTH.
<= R2hCd; // DO RCV TO HOST DMA.
(1205)
                   HstAd
                   HstSz
(1206)
                                                         // DO RCV TO HOST DMA.
(1207)
                   HstDmaCmd <= R2hCd;
(1208)
                 end
(1209)
                 else
                                                          // SEND FIRST FAST-PATH PACKET TO HOST.
                 EState <= InitRcv;
DrmAd <= EBufld<<
HstAd <= EMsgAd
HstSz <= EPkLen;
                              (1210)
(1211)
(1212)
                                                         // SET DMA LENGTH.
(1213)
                   HstDmaCmd <= R2hCd;
                                                         // MOVE PACKET TO HOST.
(1214)
(1215)
                   RcvBufQ <= EBufld;
                                                          // RECYCLE RECEIVE BUFFER.
(1216)
                 end .
                   EState <= UpdMdlEntries;
E2hBuf <= FstPoul4
         FastRcv: begin
                                                    // NOTIFY HOST.
(1217)
                  EState <= UpdMdlEntries; //
E2hBuf <= FstRcvMsg; // SEND FAST-PATH F
HstAd <= EMsgAd; // SET HOST DESTINA
HstSz <= MsgHdLen; // SET DMA LENGTH.
HstDmaCmd <= E2hCd; // MOVE MESSAGE TO
RcvBufQ <= EBufld: // RECYCLE RECEIVE
(1218)
(1219)
                                                    // SEND FAST-PATH RECEIVE MESSAGE.
                                                    // SET HOST DESTINATION ADDRESS.
(1220)
(1221)
(1222)
                                                    // MOVE MESSAGE TO HOST.
(1223)
                   RcvBufQ <= EBufld;
                                                    // RECYCLE RECEIVE BUFFER.
                               <= TpiUpd; // UPDATE SOCKET STATE - PARALLEL OPERATION.
(1224)
                   TcbBuf
                   MgrCmdQ <= {ArmCd, ETcbld}; // SEND ARM RECEIVE COMMAND TO RCV MGR.
(1225)
(1226)
                 end
         UpdMdlEntries:
(1227)
                 if exhausted begin
(1228)
                                                          // IF THE MDL ENTRY IS EXHAUSTED
                   clear TcbBuf[Tcbld]{MdlVd};
(1229)
                                                         // CLEAR THE MDL VALID BIT
(1230)
                 end
(1231)
                   EState
                               <= FastRcv;
                                                         // GO TO THE IDLE STATE
(1232)
         InitRcv: begin
                          // NOTIFY HOST THAT FIRST FAST-PATH PACKET IS IN MESSAGE BUFFER.
                                                // GO FIND WORK.
(1233)
                   EState
                               <= |dle:
(1234)
                   E2hBuf
                               <= RcvReqMsg;
                                                         // FORM RECEIVE REQUEST MESSAGE.
                   HstAd
HstSz
(1235)
                               <= EMsgAd;
                                                         // SET HOST DESTINATION ADDRESS.
(1236)
                               <= MsgHdLen;
                                                         // SET DMA LENGTH.
                   HstDmaCmd <= E2hCd;
(1237)
                                                          // MOVE MESSAGE TO HOST.
(1238)
                   RcvBufQ
                              <= EBufld;
                                                          // RECYCLE RECEIVE BUFFER.
(1239)
                   TcbBuf
                               <= TplUpd;
                                             // UPDATE SOCKET STATE - PARALLEL OPERATION.
(1240)
                 end
```

SOCKET ENGINE STATES (CONTINUED) FIG. 10E

15/24





FIG. 10



BUFFER FIG. 11

MESSAGE

```
FIRST PHASE (FAST-PATH EVENT PURGE)
(1500) SktEng
(1501) write MgrCmdQ
                            { PshCd , Tcbld }
                                                   // SEND DISARM COMMAND.
(1502) RcvMgr
                                                   // GET DISARM COMMAND.
(1503) read
            MgrCmdQ
                            { PshCd , Tcbld }
                                                   // SEND PURGE MARKER.
(1504) write
                            { ClrCd , Tcbld }
            FstEvtQ
            MgrBuf [Tcbld]
                            { EvtEn }
                                                   // DISARM SOCKET RECEIVE.
(1505) clear
      SECOND PHASE (SOCKET STATE SAVE)
(1506) SktEng
(1507) read
            FstEvtQ
                            { ClrCd
                                     , Tcbld }
                                                     // GET DISARM MARKER.
(1508) copy
            TcbBuf [Tcbld]
                            { SkTpl
                                    }, HstMem[TcbAd] // SEND STATE TO HOST.
                                                    (ALSO SEE LINES 1123-1126).
(1509) read
            MsgBufQ
                            { MsgAd
                                                     // GET MESSAGE BUFFER.
(1510) write
            HstMem [MsgAd] { MsgHd }
                                                     // NOTIFY HOST.
      THIRD PHASE (FAST-PATH QUEUE PURGE)
(1510) SktEng
(1511) write
            DetCmdQ
                            { DblCd , Tcbld }
                                             // SEND DISABLE COMMAND.
(1512) SktDet
(1513) read
            DetCmdQ
                            { DblCd , Tcbld }
                                                   // GET DISABLE COMMAND.
(1514) clr
            SktDscBuf [Tcbld] { DetEn
                                                   // DISABLE SOCKET DETECTION.
(1515) write
            DetEvtQ
                            { DblCd , Tcbld }
                                                   // SEND PURGE MARKER.
(1516) RcvMgr
(1517) read
            DetCmdQ
                           { DblCd, Tcbld }
                                                   // GET PURGE MARKER.
            (SktRcvQRdy[Tcbld])
(1518) while
                                                   // IF SOCKET RCV DESCRIPTORS.
(1519) copy DetEvtQ {SlwCd, HdrCd, PkEnd}, SlwEvtQ // MOVE DESCRIPTOR TO SLOW QUEUE.
(1520) write
                          { DblCd, Tcbld } // SEND PURGE MARKER.
            SlwEvtQ
(1521) SktEng
(1522) read
                           { DblCd, Tcbld }
                                            // GET PURGE MARKER.
            SlwEvtQ
```

CONNECTION FLUSH SEQUENCE FIG. 12

```
(1600) XmtWindow = XmtSeaLmt

    XmtAckNum


                                                               // TRANSMIT WINDOW.
(1601) PktAckSz
                  = PktXmtAck
                                   XmtAckNum
                                                                // DATA BEING ACKED.
(1602) XmtUnAckd = XmtSeqNum
                                   XmtAckNum
                                                                // DATA TO BE ACKED.
(1603) XmtWinAvl
                 = XmtSeqLmt

    XmtSeqNum

                                                                // AVAILABLE WINDOW.
(1604) CurCcwInc
                  = XmtCcwSz
                                 + (MaxSegSz<<1)
                                                                // NEW CONGESTION WINDOW.
                 = XmtSeqNum
                                   PktXmtAck
                                                                // DATA TO BE ACKED.
(1605) NxtUnAckd
(1606) NxtXmtLmt
                  = PktXmtAck
                                   PckXmtWin
                                                                // TRANSMIT LIMIT.
(1607)
      NxtWinAvl
                  = NxtXmtLmt
                                   XmtSeaNum
                                                                // AVAILABLE WINDOW.
(1608) XmtAckNew = PktXmtAck
                                != XmtAckNum
                                                                // NEW ACK DETECT.
(1609) XmtWinNew = PktXmtWin
                                != XmtWindow
                                                                // WINDOW CHANGE.
                                & !XmtWinNew
                                                                // ACK IS DUPLICATE.
(1610) XmtAckDup = !XmtAckNew
(1611) XmtAckVld
                  = PktAckSz
                                <= XmtUnAckd
                                                                // ACK IS VALID.
(1612) XmtAckOld
                  = PktAckSz
                                > XmtWindow
                                                                // OLD ACK DETECT.
(1613) CurCcwStp
                 = XmtCcwSz
                                < NxtXmtSz
                                                                // CONGESTION WINDOW STOP.
(1614) CurWinStp
                  = XmtWinAvI
                                < NxtXmtSz
                                                                // WINDOW STOP.
(1615) NxtSlwDet
                  = CurCcwInc
                                 < MaxXmtWin
                                                                // SLOW START DETECT.
(1616) NxtWinGrw
                 = PktXmtWin
                                 > MaxXmtWin
                                                                // XMT WINDOW IS GROWING.
      NxtWinOpn
                                                                // XMT WINDOW IS OPENING.
(1617)
                 = (XmtSeqLmt
                                   NxtXmtLmt)
                                               !< 'Quadrant
                                               !< 'Quadrant
                                                                // XMT WINDOW IS SHRINKING.
(1618)
      NxtWinShr
                  = (NxtXmtLmt
                                   XmtSeqLmt)
                                                                // WINDOW STOP
(1619)
      NxtWinStp
                  = NxtWinAvl
                                   NxtXmtSz
(1620)
      NxtXmtCcw
                 = !XmtAckNew
                                ?
                                   XmtCcwSz
                                                                // NEXT CONGESTION CTRL WIN.
                  : NxtSlwDet
                                                : MaxXmtWin
(1621)
                                   CurCcwlnc
(1622)
      NxtCcwStp
                 = !XmtAckNew
                                ?
                                                                // CONGESTION WINDOW STOP.
                  = ((XmtCcwSz
(1623)
                                   NxtUnAckd)
                                               << NxtXmtSz)
                  : NxtSIwDet
                                 ?
(1624)
(1625)
                  = ((CurCcwlnc.
                                   NxtUnAckd
                                               << NxtXmtSz)
                  : ((MaxXmtWin -
(1626)
                                   NxtUnAckd
                                               << NxtXmtSz)
                                               == XmtSeqNum); // ACKING ALL SENT DATA.
(1627)
      XmtAckEvt
                  = XmtAckNew
                                & (PktXmtAck
(1628)
      XmtWinEvt
                  = !NxtWinStp
                                & (CurWinStp
                                                                // TRANSMIT THRESHOLD DETECT.
                                                | CurCcwStp)
(1629)
                  & !NxtCcwStp;
```

ITALICS = INDICATES VALUE FROM TCB BUFFER UNDERLINE = INDICATES VALUE FROM HEADER BUFFER

INCOMING ACK PROCESSING




ITALICS = INDICATES VALUE FROM TCB BUFFER UNDERLINE = INDICATES VALUE FROM HEADER BUFFER

```
(1700) CurWinFul
                 = (ExpRcvSeq == RcvSeqLmt)
                                                              ; //
                                                              ; //
(1701) HdrLenOk
                  = (PktHdrLen == ExpHdrLen)
                                == 0)
(1702) PurAckDet
                  = (PktPaySz
                                                              ; //
(1703) ExpSeqDet = (PktRcvSeq == ExpRcvSeq);
                                                              ; //
(1704) OldSeqDet
                 = ((RcvSeqLmt - PktRcvSeq) !< 'Quadrant
                                                                //
(1705)
                  | (PktRcvSeq
                                - ExpRcvSeq) !< 'Quadrant
                                                              ; //
(1706) WinPrbDet
                  = (CurWinFul
                                 & PktPaySz = = 1)
                                                              ; //
(1707) NxtSeqExp
                  = (PktRcvSeq
                                 + PktPaySz)
                                                              ; //
(1708) CurWinOvr
                  = ((RcvSeqLmt - NxtSeqExp) !< 'Quadrant)
(1709) NewDatDet = ((NxtSeqExp - ExpRcvSeq) << 'Quadrant)
(1710)
                  & !OldSeqDet
(1711) CurPktFul
                                == MaxSegSz)
                  = (PktPaySz
                                                                - //
(1712) FlushDet
                  = CurWinOvr
                                 (!ExpSeqDet & !OldSeqDet)
                                                                 //
(1713)
                  | NxtWinShr
                                 | (!XmtAckVld & !XmtAckOld) ;
```

ITALICS = INDICATES VALUE FROM TCB BUFFER
UNDERLINE = INDICATES VALUE FROM HEADER BUFFER

INCOMING DATA PROCESSING

FIG. 15



ITALICS = INDICATES VALUE FROM TCB BUFFER UNDERLINE = INDICATES VALUE FROM HEADER BUFFER

INCOMING DATA PROCESSING

0 7	8 15	16 23	24 31
FRAME STATUS A	FRAME STATUS A	FRAME STATUS A	FRAME STATUS A
FRAME STATUS B	FRAME STATUS B	FRAME STATUS B	FRAME STATUS B
TIME STAMP	TIME STAMP	TIME STAMP	TIME STAMP
TIME ECHO	TIME ECHO	TIME ECHO	TIME ECHO
SEQUENCE	SEQUENCE	SEQUENCE	SEQUENCE
ACK	ACK	ACK	ACK
WINDOW	WINDOW	PAYLOAD START	PAYLOAD START
PAYLOAD LENGTH	PAYLOAD LENGTH	TCP CHECKSUM	TCP CHECKSUM

HEADER BUFFER FORMAT

THE HEADER BUFFER IS REPRESENTED HERE AS MULTIPLE 32-BIT VALUES TO MAKE THE ILLUSTRATION MORE COMPACT FOR ILLUSTRATIVE PURPOSES. IN ACTUALITY, THE 32-BIT VALUES SET FORTH ABOVE ARE CONCATENATED END-TO-END. THE HEADER BUFFER IS ONE-BIT DEEP AND 8X32 BITS LONG.

BIT	NAME	DESCRIPTION
31	802.30flw	The 802.3 size/count exhausted before the end of the frame.
30	TprtFlags	The transport flags require attention.
29	TprtOpt	Transport header options were detected.
28	TprtOflw	Transport layer completed before the end of the network layer.
27	NetOpt	Network header options were detected.
26	OffsetDet	A nonzero offset value was detected for the network layer.
25	FragDet	Transport fragmentation was detected at the network layer.
24	NetOflw	Network layer completed before the end of the frame.
23	Attn	Attention Bit: Indicates that one of the following conditions occured:
		!MacAddrDet or IpMcst or MacMcst or !TcpIp or !TcpVer4 or 802.3Uflw or
		RcvEarly or BufOflw or InvalidPreamble or FcsError or DribbleNibble or
		CodeViolation or TprtChkErr or TprtHdrLenErr or NetHdrChkErr or
		NetHdrLenErr or NetUflw.
22	lpBcst	The RcvSeq detected an IP broadcast address.
21	lpMcst	The RcvSeq detected and IP multicast address.
20	PauseDet	The received control frame contained a pause command.
19	CtrlFrame	A control frame was received at the special multicast address.
18	MagicDet	A magic wake up frame was detected.
17	MacBcst	The Mac detected a broadcast destination address.
16	MacMcst	The Mac detected a multicast destination address.
15	MacBDet	Frame's destination address matched the contents of MacAddrB.
14	MacADet	Frame's destination address matched the contents of MacAddrA.
13:12	Macld	ld number of the Mac via which this packet was received.
11:09	SessType	The session layer detected by the RcvSeq.
		0 - Session is unknown.
		1 - Session is NFS/RPC. 2 - Session is FTP-Data.
		3- Session is WWW-HTTP.
		4- Session is NetBios.
		5 - Session is reserved. 6 - Session is reserved.
		7 - Session is other protocol.
08:06	TprtType	The transport layer detected by the RcvSeq.
		0 - Transport is unknown. 1 - Transport is Toplp or Nisplpx
		2- Transport is Tepip of Nispipx.
		3 - Transport is NetBioslpx.
		4 - Transport is Neplpx. 5 - Transport is Spxlpx.
		6 - Transport is SapIpx.
		7 - Transport is other.

FRAME STATUS A FIG. 18A

BIT	NAME	DESCRIPTION
05:04	NetVer	The network layer version detected by the RcvSeq. 0 - Network version is unknown. 1 - Network version is other. 2 - Network version is 4. 3 - Network version is 6.
03:00	NetType	The combined network and frame layer types detected by the RcvSeq. 0 - Frame type is unknown. 1 - reserved. 2 - Frame is 802.3 type. 3 - Unused code. 4 - Frame is 802.3 non-snap. 5 - Frame is 802.3 with Snap header. 6 - Frame is unrecognized ethernet type. 7 - Frame is unrecognized 802.3-snap type. 8 - Frame is ethernet control type with type field = 0x8808. 9 - Frame is 802.3-Snap control type with type field = 0x8808. A - Frame is IPX1 on ethernet type. B - Frame is IPX2 on ethernet type. C - Frame is IPX2 on 802.3-snap type. E - Frame is IP on ethernet type. F - Frame is IP on ethernet type.

FRAME STATUS A (CONTINUED) FIG. 18B

KEY TO FIG. 18

FIG. 18A FIG. 18B

FIG. 18

BIT	NAME	DESCRIPTION
31	802.3Uflw	The frame ended before the 802.3 size/count exhausted.
30	RcvEarly	Data was lost due to insufficient dma bandwidth.
29	BufOflw	The frame length exceeded the capacity of the current buffer.
28	PktMissed	A frame w as missed prior to receiving the current frame.
27	CarrierEvent	Refer to E110 Technical Manual.
26	GoodPacket	Refer to E110 Technical Manual.
25	LongEvent	Refer to E110 Technical Manual.
24	InvldPrmbl	Refer to E110 Technical Manual.
23	CrcErr	Refer to E110 Technical Manual.
22	DrblNbbl	Refer to E110 Technical Manual.
21	CodeErr	Refer to E110 Technical Manual.
20	TprtChkErr	A transport layer checksum error was detected.
19	TprtHdrLen	Transport header length error was detected.
18	NetChkErr	A network header checksum error was detected.
17	NetUflw	The frame ended before the Network length was satisfied.
16	NetHdrLen	Network header length error was detected.
15:08	MacHsh	The cumulative XOR of all bytes of the dest mac address of the packet received.
07:00	CtxHsh	The 8-bit context hash generated by exclusive-oring all bytes of the IP source address, IP destination address, transport source port, and the transport destination port.

FRAME STATUS B
FIG. 19

```
#if (C_code)
  The constituents of a TCB block are set forth below. The TCB block
* is shared between the ATCP driver on the host and the NID. The
* TCB block is one contiguous block (180 bytes) of fields in the host
* that gets DMA'd back and forth between host and NID. ULONG is
* four bytes, UCHAR is one byte, and USHORT is two bytes.
struct tcpcb /* { */
  USHORT ip_ckbase;
                                      /* IP base checksum */
  USHORT tcp_ckbase;
                                      /* TCP base chksum of template hdr
                                        excluding tcp_seq, tcp_ack & tcp_win
                                        and assuming tcp_hl_flgs = ACK,
                                        and including TCP pseudo-hdr with
                                        payload of 20 (std TCP hdrlen)
  ULONG hosttcbaddrl:
                                      /* This TCB's address in host mem */
  ULONG hostcbaddrh;
   * The following fields are ordered specifically to match sizes and to match
   * the order in which they are read/written.
   */
  ULONG max_rcvwnd;
                              /* rcv win established by host (sb hiwat) */
  ULONG max_sndwnd;
                              /* largest win peer has offered */
                              /* minimum rtt allowed */
  USHORT t_rttmin;
  USHORT pst_timer;
                              /* timer count for current PST */
  USHORT t_maxseg;
                              /* maximum segment size */
  UCHAR t dupacks;
                              /* consecutive dup acks recd */
  UCHAR t shflags;
                              /* flags shared between BSD & NID */
  ULONG t_rtseq;
                              /* sequence number being timed */
  ULONG snd nxt;
                              /* send next */
  ULONG snd_max;
                              /* highest sequence number sent; used to recognize retransmits */
  ULONG rcv adv;
                              /* advertised window */
  ULONG snd cwnd;
                              /* congestion-controlled win */
  USHORT rtr_timer;
                              /* timer count for current RTR */
  UCHAR t_rxtshift;
                              /* log(2) of persist exp. backoff */
  UCHAR rcv scale;
                              /* window scaling for recv window */
  USHORT t rtt;
                              /* round trip time (bumped per tick) */
  USHORT t srtt;
                              /* smoothed round-trip time */
  ULONG snd_una;
                              /* send unacknowledged */
                              /* receive next */
  ULONG rcv_nxt;
```

```
ULONG rcv_wnd;
                             /* receive window */
  ULONG snd wnd;
                             /* send window */
  USHORT t rttvar;
                             /* variance in round-trip time */
                             /* inactivity time (hw?)*/
  USHORT t idle;
  USHORT t_rxtcur;
                             /* current retransmit value */
  UCHAR t_rttupdated;
                             /* number of times rtt sampled */
  UCHAR.
                             /* window scaling for send window */
              snd_scale;
  ULONG snd wl1;
                             /* window update seg seg nbr */
                             /* window update seg ack nbr */
  ULONG snd wl2;
  ULONG
              ts_recent age; /* when TS echo last updated */
  ULONG
              ts recent;
                             /* timestamp echo data */
  ULONG
              last_ack_sent; /* rcv_nxt of last Ack */
                             /* 100 bytes */
} tcp_stvars;
* Header Template
struct xmit buffer /* { */
  ULONG
              reserved1;
  USHORT
              byte count;
                             /* byte count of frame to be xmitted */
  USHORT
              reserved2;
  ULONG
              reserved3:
  ULONG
                             /* link descriptor to next frame */
              link;
  struct inic_frame_hdr /* { */
        USHORT tmplt len;
                             /* len of template hdr (incl this) */.
        UCHAR dhost[6];
                             /* MAC packet starts here */
        UCHAR shost[6];
        USHORT type;
        UCHAR ip vhl;
        UCHAR ip_tos;
        USHORT ip_len;
        USHORT ip_id;
        USHORT ip_fragoff;
        UCHAR ip_ttl;
        UCHAR ip_prcl;
                                                                            KEY TO FIG. 20
        USHORT ip csum;
        ULONG srcaddr;
        ULONG dstaddr;
        USHORT srcport;
        USHORT dstport;
                                                                                   FIG.
        ULONG tcp seq;
                                                                                    20A
        ULONG tcp_ack;
        USHORT tcp_hi_flgs;
        USHORT tcp_win;
        USHORT tcp_csum;
        USHORT top urg;
                                                                                   FIG.
        ULONG tcp_tsopt;
                             /* timestamp option */
                                                                                    20B
        ULONG pad;
                             /* ensures space for VLAN & TS opt */
  } inic_frame_hdr;
} xmit buffer;
                             /* 16 + 64 bytes */
#endif /* C_code */
                                                                                FIG. 20
```

FIG. 20B